

In the Claims

1 1. (Currently Amended) An article comprising a machine readable medium storing
2 instructions that, if executed by a machine, cause the machine to perform a plurality
3 of operations comprising:

4 specifying a monitor address;

5 suspending a thread until a monitor break event occurs;

6 testing whether the monitor break event is a write to a first value for a first task
7 indicated by the monitor address;

8 testing whether the monitor break event is a write to a second value for a second
9 task indicated by the monitor address;

10 if the monitor break event is not ~~the write to the monitor address a write to the~~
11 first value or a write to the second value, then suspending the thread again.

1 2. (Previously Presented) The article of claim 1 wherein suspending the thread again
2 comprises returning to specifying the monitor address.

1 3. (Previously Presented) The article of claim 2 wherein specifying the monitor address
2 comprises executing a MONITOR instruction and wherein suspending the thread
3 until the monitor break event occurs comprises executing an MWAIT instruction.

1 4. (Currently Amended) The article of claim 1 wherein said plurality of operations

2 further comprise, after specifying the monitor address and before suspending the
3 thread:

4 testing whether ~~data at the monitor address~~ ~~the first value or the second value~~ has
5 changed.

1 5. (Currently Amended) The article of claim 1 wherein specifying the monitor address
2 comprises executing an instruction with an ~~implicit operand chosen from a set~~
3 ~~consisting of specifying~~ a linear address, a ~~virtual address~~, a ~~physical address~~, and a
4 ~~relative address~~.

1 6. (Currently Amended) The article of ~~claim 5-claim 1~~ wherein the operand is ~~one of a~~
2 ~~second set consisting of an explicit operand and an implicit operand~~.

1 7. (Currently Amended) The article of claim 1 wherein said monitor address specifies a
2 cache line ~~and wherein said first value and said second value are respectively stored in~~
3 ~~a first and a second separate work location in the cache line~~.

1 8. (Previously Presented) The article of claim 2 wherein said plurality of operations
2 further comprise providing a second operand as a mask operand to control which
3 events are monitor break events.

1 9. (Previously Presented) An article comprising a machine readable medium storing
2 instructions that, if executed by a machine, cause the machine to perform operations

3 comprising:

4 programming a monitor with a monitor address corresponding to a cache line of at

5 least one work location;

6 suspending a thread until a monitor break event occurs;

7 testing whether the at least one work location indicates a first task is ready to

8 execute;

9 testing whether the at least one work location indicates a second task is ready to

10 execute;

11 if neither the first task nor the second task is ready to execute, then returning to

12 suspending the thread.

1 10. (Previously Presented) The article of claim 9 wherein returning to suspending the

2 thread until the monitor break event occurs further comprises re-programming the

3 monitor with the monitor address prior to suspending the thread.

1 11. (Previously Presented) The article of claim 9 wherein returning to suspending the

2 thread comprises returning to programming the monitor with the monitor address.

1 12. (Currently Amended) A method comprising: The method of claim 9 wherein said

2 method further comprises, after programming the monitor and before suspending the

3 thread:

4 testing whether data has changed for either of the first task or the second task at

5 the at least one work location.

6 specifying a monitor address;
7 suspending a thread until a monitor break event occurs;
8 testing whether the monitor break event is a write to the monitor address;
9 if the monitor break event is the write to the monitor address, then suspending the
10 thread again.

1 13. (Currently Amended) The method of claim 9 wherein programming the monitor
2 comprises executing an instruction with an implicit operand. ~~12~~ wherein suspending
3 the thread again comprises returning to specifying the monitor address.

1 14. (Currently Amended) The method of claim 13 claim 9 wherein specifying the
2 monitor address programming the monitor comprises executing a MONITOR
3 instruction and wherein suspending the thread until the monitor break event occurs
4 comprises executing an MWAIT instruction.

1 15. (Currently Amended) The method of claim 12 claim 14 wherein said method further
2 comprises, after specifying the monitor address programming the monitor and before
3 suspending the thread:
4 testing whether data at the monitor address has changed.

1 16. (Currently Amended) The method of claim 12 claim 15 wherein specifying the
2 monitor address comprises executing an instruction with an operand chosen from a set
3 consisting of a linear address, a virtual address, a physical address, and a relative

4 address.

1 17. (Currently Amended) The method of claim 16 wherein ~~programming~~ the operand is
2 ~~one of a second set consisting of an explicit operand and an implicit operand.~~

1 18. (Currently Amended) The method of ~~claim 1~~ claim 17 wherein said method further
2 comprises enabling recognition of writes to the monitor address as monitor break
3 events.

1 19. (Previously Presented) The method of claim 13 further comprising providing a
2 second operand as a mask operand to control which events are monitor break events.

1 20. (Currently Amended) A system comprising:

2 a processor;

3 a monitor to generate a monitor break event in response to a memory access to a
4 monitor address;

5 event detect logic to detect an of a plurality of monitor break events;

6 a memory to store a loop in a first thread executable by said processor to specify
7 said monitor address and to repeatedly suspend said first thread after monitor
8 break events until the memory access to the monitor address occurs, the loop

9 comprising:-

10 a test to determine whether a work location in a first cache line indicated

11 by the monitor address contains a first value, wherein a first routine is

12 executed if said work location contains the first value;
13 a second test to determine whether the work location in said first cache
14 line contains a second value, wherein a second routine is executed if
15 said work location contains the second value;
16 an instruction to suspend said first thread if said work location does not
17 contain said first value and said work location does not contain said
18 second value.

- 1 21. (Currently Amended) The system of claim 20 wherein said loop further comprises:
 - 2 a first instruction to specify the monitor address;
 - 3 a second instruction to suspend said first thread.
- 1 22. (Previously Presented) The system of claim 21 wherein said loop further comprises a test after said first instruction to determine whether data at the monitor address has changed after execution of the first instruction but before execution of the second instruction, wherein said loop exits without execution of the second instruction if data at the monitor address has changed.
- 1 23. (Previously Presented) The system of claim 21 wherein said loop further comprises a test after said first instruction to determine whether data at the monitor address has changed after execution of the second instruction wherein said loop performs another iteration if data at the monitor address has not changed.

1 24. (Canceled)

2 25. (Canceled)

3 26. (Canceled)

4 27. (Canceled)

5 28. (Canceled)

6 29. (Canceled)

7 30. (Canceled)

8

9 31. (New) The system of claim 20 wherein said monitor is programmable by a monitor
10 instruction having an implicit operand.

11

12 32. (New) The system of claim 31 wherein said implicit operand is to specify a linear
13 address.